Synchro V99x8

Working sheet for synchronizing multiple V99x8 VDP

Inside V99x8

- V counter, count lines from 0 to 261(NTSC) or 312 (PAL).
- H counter, count N horizontal clock per line.
- H frequency is XtalFreq/N.
- N change depending on S1,S0 of REG#9.
- For S1,S0 = $0 \rightarrow N$ =1368 (MSX ONLY).
- For S1,S0 = 1 or 2 \rightarrow N=1365 (SUPER IMPOSE/ MIX).

The three following slide show informations synthetized here

7-3 Vertical display parameters (PAL)

Unit: Lines

Lines	192 LN	lines = 0		212] LN =	lines - 1	
		Inter	lace		Inter	lace
	M.C.W.	Fi€	bla	N (N	Fiel	đ
	Interlace	lst	2nd	Interlace	lst	2nd
Synchronize signal	3	с	З	C C	£	с
Top erase time	13	13	13 . 5	T3	T3	13.5
Top border	53	53	53	43	43	43
Displav time	192	192	1 92	212	212	212
Bottom border	49	48.5	48	39	38.5	38
Bottom erase time	£	m	m	ε	m	m
Total	313	312.5	312.5	313	312.5	312.5

The above table shows the relationship between RGB and VSYNC when the Display Adjust Register (Register Number 18) is set to 0. Note:



After some data acquisition with a digital storage oscilloscope, you can see in red the position of the interesting part of the CSYNC signal. The oscilloscope snaptshot is on next slide.



Second field

Oscilloscope snapshot



Line timing (H counter)

7-1 Horizontal display parameters

	Multicol	Lor mode	Text I mode		
	Gl to Gl	7 modes	Text II mode		
S1, S0 (R#9)	1,2	0	1,2	0	
Display cycle	1024	1024	960	960	
Right border	57	59	85	87	
Right erase time	26	27	26	27	
Synchronize signal	100	100	100	100	
Left erase time	102	102	102	102	
Left border	56	56	92	92	
Total	1365	1368	1365	1368	

Unit: XTAL Cycles

Note: The above table shows the relationship between the RGB signal and HSYNC when the Display Adjust Register (Register Number 18) is set to 0.



Synchronize input schem

HSYNC input

When the V counter is set to 6, input from HSYNC is received, and the H counter is reset on the edge of the transition from High --> Low.

When the HSYNC Gate signal is Low, in other words, the V counter is set to a number other than 6, input signals to the HSYNC input are ignored.



V Reset input (CSYNC)

the Vthat The V Reset signal is a signal that is internal to the V9938 cycles at 2.98 us. When three consecutive Lows are received, counter is reset. Simultaneously, the first field is selected.



My understanding

- Resetting V counter is possible at any time as long as you assert a reset signal of 3x2,98µs
- Reseting H counter only occure when V=6
- And H>231?



Configuration: 212 line PAL mode / S1,S0=1



During blanking period the BLUE signal take the black level

Top border period

<u>Test condition:</u> Boder color = 2 Line 0 and 211 are in color 15 (white) Line 1 to 210 are in color 1 (black)



Configuration: 212 line PAL mode / S1,S0=1



Configuration: 212 line PAL mode / S1,S0=1

signal
video
Composite

No.	SYmbol	Parameter	Condition	Min.	Ty p.	Max.	Unit
Ч	Tf CV 1	HSYNC fall time				011	ns
2	SHWT	HSYNC pulse width	-	4.50		4.70	sn
ო	TrCV 1	HSYNC rise time		-		90	ns
4	THS-CB	HSYNC color burst delay					
		time		0.40		0.60	ns
ഹ	TWCB	Color burst width	RL =	2.60		3.30	sn
9	TCB-LB	Color burst-left border	470 ohms				
		delay time		1.10		1.50	ns
2	TrCV 2	VBLACK-VWHITE rise time				06	ns
ω	TWLB	Left border width	= 5	2.4		2.7	an
9	TfCV 2	VWHITE-VBLACK fall time	150 pF			100	ns
10	TWAD	Active display area	I	47.00	47.68	48.00	sn
11	Tw RB	Right border width		2.50		2.80	sn
12	TRB-HS	Right border-horizontal					
		synchronous delay time		1.20		1.50	sn

Items 8 and 11 are when Display Adjust is 0. Note:



The GENLOCK method detects the phase differnce between the HSYNC output signal of the MSX-VIDEO and an external HSYNC signal and feeds it back to the system clock.



	LSB .	Mode register 3	Purpose	Display the MSX-VIDEO screen	Superimpose, digitize, etc.	Display external screen	1
	0		-		ırent		
O					anspa	L.	
-VIDE	7			(0)	tr s	cerne	
MSX	m .			s Noj IDEO	5 foi	c ext	i
the	4	SO	70	l ect (pears	lect: iqna]	
of	Ŋ	Sl	*Уs	Se] M	Apl	N N N N	
mode	9		de		<u>с</u>	<u>ບ</u>	
ion	٢		ic mo	SYNC	NYS (NXS (1
nizat	MSB		Syn	PC	STL	STL	
chror		R# 9	SO	0	Ч	0	Ч
syne			SI	0	0	г	-

the The Sl and SO bits, bits 4 and 5 of register R#9, are used to set



transparent the *Ys selects the external video signal when scanning portion of the MSX-VIDEO screen.